Applications that involve large dynamic range make use of the floating point operations. Addition is one of the complex operation in a floating point unit. This paper proposes an area e cient floating-point addition unit with error detection logic. Existing Leading Zero Anticipators (LZA) and error detection logics helps to reduce the delay of the general floating point unit, but are not area e cient. Here a single precision area e cient floating point addition unit is designed using an e cient Carry Select Adder together with the error detection logic. E cient Carry Select Adder is developed using Binary to Excess-1 Converter instead of Ripple Carry Adder for cin '1'. The proposed design is simulated using ModelSim and is tested on Xilinx.
Introduction
Numerical computation involving floating point operands is fundamental in many scientific applications. Because of the high dynamic range and good precision, floating point operations are used in several fields. Sign, exponent and mantissa are the three values by which a real number is represented in a standard floating point format(IEEE 754). IEEE 754 single precision binary format representation is shown in fig.1 . The first field represents the one bit sign, second field consists of 8 bit exponent and the last field comprises of the 23 bit mantissa part. It's value is calculated using the formula :
The first bit is the most significand bit and it is hidden for a real number as it is always 1. Exponent field of the two numbers must be the same for direct addition or subtraction. In order to make it so, smaller one should be shifted right corresponding to the di erence value. After that it can be added or subtracted. The result of the operation may not be in the normalized form. So the result must be shifted left in order to make the MSB 1. A Leading Zero Anticipator (LZA) is required to calculate the shift amount that is needed for the normalization operation. A simple floating point addition unit with LZA is illustrated in Fig. 2 . LZA is a vital block to increase the performance of FP processors [3] . The LZA anticipates the leading zeros count of the result directly from the input operands(chance for a one bit error) and is obtained prior to the adder's output. It works in parallel with the adder, thus it reduces the delay introduced by the normalization process. An error detection logic is needed to compensate the one bit error that may be introduced, due to LZA.
Related Works on LZA and Error Detection Logics
Regarding the error detection circuit, many algorithms have been proposed [4] [5] [6] as it plays a major role in LZAs. Fig.3 (a) shows a design that uses a compensation shifter for error correction. It's major disadvantage is that, it lies in the critical path. Another design which make use of the carry bits from adder is shown in Fig. 3 (b). Here, a coarse shifter is utilized for shifting the adder output by the amount given by LZA. After that with the help of a carry select circuit, error detection logic check for carry at leading digits position and the error in LZA output is detected. At last fine shifter is used for the one bit error correction.
The existing floating point unit with error detection logics reduces the delay, but they are not area e cient. So there is a scope for designing an area e cient floating point unit with error detection logic. The proposed architecture make use of an area e cient carry select adder.
The rest of the paper is organized as follows : Section 3 describes the existing and modified carry select adder. In Section 4, the proposed floating point unit design with a novel approach for area reduction together with error detection is presented. Simulation results and analysis reports are presented in Section 5, followed by conclusion in Section 6. 
Existing and Modified Carry Select Adder

Existing carry select adder
The carry select adder(CSLA) generally consists of two ripple carry adders and a multiplexer. Fig. 4 shows the regular structure of 16-bit Linear CSLA. Area consumption is more in this structure due to the dual Ripple-Carry Adder (RCA) and it is evident from the gate count of CSLA which is obtained using the gate count of basic blocks of CSLA. Table 1 shows the area count of basic blocks of CSLA. The evaluation steps that determine the gate count is given here. In the existing structure, the group2 consists of two sets of 4-bit RCA. Group2 has a gate count of 117 that is determined as follows :
Gate Table 2 . 
Modified carry select adder
Simple and e cient gate level modification is used in order to reduce the area of CSLA. For reducing area, the CSLA can be implemented by using a single RCA and an add-one circuit instead of using dual RCA. Structure of a 4-bit BEC and the modified CSLA architecture developed using Binary to Excess-1 converter (BEC) is shown in Fig.  5 (a) and (b) respectively [7] .
The 16-bit modified Linear CSLA has 4 groups of same size RCA and BEC. Each group contains one RCA, one BEC and Mux. In the modified Linear CSLA, the group2 has one 4-bit RCA which has 3 FA and 1 HA for carryin(Cin) 0. Instead of another 4-bit RCA with Cin 1, a 5-bit BEC is used which adds one to the output from 4-bit RCA. Then the area count of group2 is determined as follows :
Gate count 89 (FA HA Mux BEC) FA 39 (3 * 13) HA 6 (1 * 6) Mux 20 (5 * 4) NOT 1 AND 3 (3 * 1) XOR 20 (4 * 5) Group2,3 and 4 have the same gate count. Group1 have a gate count of 52 as it contains 4 full adders. All the gate count are determined and is listed in Table 3 . Comparing the gate count of existing and modified CSLA, it is evident that the modified architecture is area e cient. 
Proposed Floating Point Unit with Error Detection Logic
The proposed architecture with LZA and error detection logic make use of the modified carry select adder. Among the various error detection logics, the one that uses a carry select circuit to check for carry at leading digits position and detects the error in LZA output is chosen for the modification. First, the adder output is shifted by shift amount, given by LZA, using a coarse shifter. Error detection logic uses modified carry select adder using BEC to check for carry at leading digits position and detects the error in LZA output. This one bit error correction is done using a fine shifter. The existing logic with regular carry select adder is replaced with carry select adder using BEC. Modified carry select adder using BEC is discussed in the previous section and it is evident that the area is reduced to a great extent which in turn helps to reduce the power. Thus area and power e cient logic is obtained. Fig. 6 shows the logic which uses the carry select adder using binary to excess-1 converter. This logic is used instead of the normal leading zero counter in the general floating point unit. LZA replaces LZC and the modified error detection logic replaces the existing one to get an e cient floating point addition unit in terms of area, delay and power.
Simulation Results
The e cient single precision floating point addition unit is implemented in VHDL language and it is simulated using Modelsim and synthesized in Xilinx ISE 14.2. The VHDL code is verified using MATLAB [8] [9] [10] . Fig. 7 shows the output waveform of single precision floating point adder. Table 4 shows the comparison of general floating point unit, floating point unit with lza, and the proposed architecture in terms of area, delay and power. Area is evaluated in terms of no. of LUT's and occupied slices. Table 4 . Comparison of area, power and delay of di erent architectures
Conclusion
An e cient approach is proposed in this paper to reduce the area and power of Floating point addition unit with error detection logic by using e cient carry select adder using BEC. The outputs of conventional and the modified designs has been checked and getting the correct and the same result. With the help of ISE Design Suite 14.2, design is synthesized and results are obtained.
The compared results shows that the architecture using LZA is e cient in terms of delay. But they are not area e cient. The proposed architecture has a reduced area and power compared to architecture using LZA with a slight increase in delay. Comparing with general structure it has reduced delay. So in e ect the proposed architecture is an e cient architecture in terms of delay and area, thus leads to a good alternative for adder implementation for many data processing processors to perform fast Arithmetic functions. 
